# DESIGN AND DEVELOPMENT OF A LOW-POWER DIGITAL FIR FILTER FOR ECG SIGNAL DE-NOISING

# A Project By

# Sre Vignesh Saravanan CWID: 884437104

California State University, Fullerton Spring, 2025

# In partial fulfillment of the degree:

Master of Science in Computer Engineering

#### **Department:**

Department of Electrical and Computer Engineering

# **Approval Committee:**

Dr. Rakesh Mahto, Department of Electrical and Computer Engineering

Dr. Pradeep Nair, Department of Electrical and Computer Engineering

Dr. Kiran George, Department of Electrical and Computer Engineering

## **Keywords:**

ECG denoising, FIR Filter, Hamming Window, Noise Filter, FPGA

#### Abstract:

This project realises a 400-tap multiband-stop FIR filter that suppresses baseline wander and 60 Hz power-line interference in ECG signals. A Multiply and Accumulate (MAC) core is embedded in a time-multiplexed architecture. MATLAB models verify a 3 dB SNR improvement, and FPGA implementation confirms real-time operation at 1000 samples s<sup>-1</sup> with less than10 mW logic power.

LI	ST OF TABLES	iii
LI	ST OF FIGURES	iv
AC	CKNOWLEDGMENTS	v
1.	INTRODUCTION 1.1 NEED FOR A LOW POWER ECG FILTER 1.2 BACKGROUND	1 1 1
2.	ECG SIGNAL GENERATION	3 3 3
3.	FIR FILTER DESIGN	5
4.	SIMULATION AND TESTING	7 7 8
5.	RESULTS AND DISCUSSION	9
6.	CONCLUSION AND FUTURE WORK	11
RE	EFERENCES	12

# **TABLE OF CONTENTS**

# LIST OF TABLES

Table	Page
2.1 Noise Profile	3
3.1 Filter Tap Selection	6
5.1 Comparison of Estimated Power and Resources Used	9

# LIST OF FIGURES

Figure	Page
1.1 Typical ECG Signal	2
2.1 Amplitude and Frequency spectrum of the induced noises	4
2.2 Synthesized Test ECG Signal with superimposed noise	4
3.1 FIR Filter Architecture	5
3.2 Magnitude and Phase Response of designed FIR Filter	6
4.1 MATLAB Simulation Output	7
4.2 FPGA Implementation	8
5.1 Final Output - MATLAB vs FPGA	10

# ACKNOWLEDGMENTS

I am truly grateful for the guidance and encouragement of Dr. Rakesh Mahto, whose insight was instrumental throughout this project. I also extend our sincere thanks to Dr. Pradeep Nair and Dr. Kiran George for their valuable discussions and constructive feedback, which helped refine both the hardware architecture and experimental methodology.

# CHAPTER 1 INTRODUCTION

#### 1.1 Need for a low-power ECG filter

Wearable cardiac monitors are steadily evolving from specialized clinical tools into everyday wellness companions, yet their diagnostic value hinges on removing baseline wander, 50/60 Hz mains hum and other artefacts that mask the millivolt-level details of an electrocardiogram (ECG). To meet these demands of accuracy and ultra-low power, this project focuses on a linear-phase multiband-stop finite-impulse-response (FIR) filter with Hamming window that excises sub-hertz drift and narrow-band power-line interference while maintaining the integrity of the P-wave, QRS complex and T-wave of an ECG signal. The filter is implemented on an Artix-7 FPGA using a straightforward multiply-accumulate datapath composed of the device's native binary multipliers and ripple-carry adders in order to demonstrate that effective real-time de-noising can be achieved with minimal architectural complexity. Synthetic ECG generated in MATLAB provides a controlled test signal, and hardware measurements confirm that kilohertz-rate processing can be sustained within a sub-10 mW dynamic power budget.

#### 1.2 Background

An ECG trace encodes the heart's electrical activity through the P-wave, QRS complex and T-wave (Figure 1.1), whose timings (PR, QT) and amplitudes are clinically decisive i.e., any signal-processing stage must therefore preserve phase and morphology. Unfortunately, ambulatory recordings are corrupted by three dominant artefacts: very-low-frequency baseline wander caused by respiration and electrode motion (0–0.5 Hz), narrow-band power-line interference at 50/60 Hz coupling through leads, and broadband muscle/motion bursts that can dwarf the cardiac signal.

Linear-phase finite-impulse-response (FIR) filters with symmetric coefficients are well-suited to this challenge because their constant group delay protects waveform shape while their sharp frequency notches can simultaneously suppress baseline drift and mains hum; a Hamming-windowed multiband-stop response provides a good trade-off between transition-band width and side-lobe level. Prior research including MAC-centric low-power implementations has demonstrated the viability of FIR denoising on silicon accelerators, but this project purposefully adopts the Artix-7 FPGA's native multiplier blocks and simple ripple-carry adders to show that reliable real-time cleaning can be achieved thereby lowering design complexity for future wearable front ends.



Figure 1.1. Typical ECG Signal

## **ECG Signal Generation**

The noisy test record used throughout the project is built in two distinct stages— generation of a clean, morphology-accurate ECG template and a controlled super-imposition of deterministic noise components whose frequencies and amplitudes mimic the real artefacts met by ambulatory monitors.

#### 2.1 Clean ECG Template

The Matlab script is derived from the well-known PhysioNet *ECGSYN* model [2]. Internally, three coupled ordinary differential equations describe the P, QRS and T "attractors", integrating them at an internal rate of 2 kHz ensures sub-millisecond resolution. After integration the trace is down-sampled to the project's working rate of 1 kHz, producing *120 beats at exactly 60 bpm* (heart-rate standard deviation is set to zero for repeatability).

The raw state-variable z (third state) is linearly mapped to the clinical range -0.4 mV to +1.2 mV, so the subsequent noise terms represent realistic signal-to-noise ratios.

#### 2.2 Noise Profile

The numerical choices for both baseline-wander and mains-hum injections were grounded in published biomedical instrumentation limits, empirical ambulatory-ECG surveys.

Noise Type	MATLAB Expression	Rationale	Typical Clinical Source
Baseline Wander	0.1 mV · sin(2π·0.5 Hz·t)	0.5 Hz captures the fundamental respiration rate; 0.1 mV matches drift seen with loose electrodes and patient movement.	Respiration- induced impedance changes, cable sway
Power-line interference	0.05 mV · sin(2π·60 Hz·t)	A single-tone 60 Hz sinusoid (or 50 Hz outside North America) represents magnetic pickup; 0.05 mV is large enough to distort QRS but still realistic for shielded leads.	Mains wiring, hospital equipment, ground loops

Table 2.1 Noise Profile



Figure 2.1. Amplitude and Frequency spectrum of the induced noises



Figure 2.2. Sythensized Test ECG Signal with superimposed noise

#### **FIR Filter Design**

The multiband-stop FIR filter was specified directly from the two physiological artefacts that must be removed and from hardware constraints dictated by the 1 kHz ECG sampling rate.

Mathematically, an N-tap finite-impulse-response (FIR) filter performs a discrete-time convolution between the input ECG sequence x[n] and a set of fixed coefficients h[i]

$$y[n] = \sum_{i=0}^{N} h[i] \cdot x[n-i]$$
(1)

$$\omega[n] = 0.54 - 0.46\cos(\frac{2\pi n}{N-1}) \tag{2}$$

Equation 1 presents the foundational difference-equation that defines the FIR filter's convolution operation, while Equation 2 supplies the mathematical form of the Hamming window employed to taper the raw coefficients during design.



Figure 3.1. FIR Filter Architecture

A tap-length sweep performed in MATLAB demonstrated rapidly diminishing SNR returns beyond about 400 coefficients. Increasing the filter from 101 to 201 taps improved the output-ECG SNR by 0.72 dB, and the jump from 201 to 401 taps added another 0.79 dB, bringing the total SNR gain to 2.72 dB over the 9.45 dB noisy input. However, doubling the length again to 801 taps delivered only a 0.20 dB incremental benefit, while 1001 taps reduced the gain and imposed a prohibitive latency and hardware

cost. Fixing the design at 401 taps therefore captures most of the attainable noise-reduction benefit, limits the linear-phase delay to an acceptable 200 ms, and enables an FPGA implementation that timeshares a single multiplier–adder across 201 unique products, keeping LUT, register, and power utilization low. This balance of measurable SNR improvement, manageable latency, and economical resource use justified selecting N = 401 as the final filter order.

	Output ECG SNR			Gain Jump
Tap Count	Gain (dB)	Input ECG SNR (dB)	SNR Gain	
101	10.66	9.45	1.21	0.72
201	11.38	9.45	1.93	0.79
401	12.17	9.45	2.72	0.2
801	12.37	9.45	2.92	-0.3
1001	12.07	9.45	2.62	

FIR: Magnitude Response 0 -5 -0-10 -15 10 20 40 70 90 30 50 60 80 Frequency (Hz) FIR: Phase Response С -100 -200 -300



Figure 3.2. Magnitude and Phase response of designed FIR Filter

Table 3.1 Filter Tap Selection

100

#### **Simulation and Testing**

### 4.1 MATLAB

The MATLAB script synthesizes a noise-free 1 kHz ECG, adds deterministic 0.5 Hz baseline wander and 60 Hz power-line hum, and exposes both the noisy and clean references for ground-truth comparisons. The design script then produces a 401-tap, Hamming-windowed multiband-stop FIR whose coefficients are exported to a text file. Using those taps, a test harness script executes a zero-phase "filtfilt" convolution so that phase integrity of the QRS complex is preserved, plots the noisy/filtered traces, and automatically reports input- and output-SNR per the below equations:

SNR\_in = 10\*log10( var(z\_clean) / var(noise\_in)
SNR\_out = 10\*log10( var(z\_clean) / var(noise\_out)

The run with 401 taps achieves a 2.72 dB gain over the 9.45 dB baseline.



Figure 4.1. MATLAB Simulation Output

#### 4.2 Artix-7 FPGA Implementation

For the register-transfer-level phase, the Verilog description of the direct-form FIR instantiates the Artix-7's native DSP48 multiplier and a ripple-carry adder. The 401 coefficients are pre-loaded from the text file generated in MATLAB, and a test-bench in Xilinx Vivado applies the same synthetic ECG samples streamed from a memory initialisation file. Behavioural, post-synthesis and post-place-and-route simulations verify clock-accurate alignment with the MATLAB golden vector, with a sample-by-sample absolute error of zero, demonstrating functional correctness. Timing analysis reports the design meeting a 100 MHz clock with 35 % slack, and power estimation predicts 7.2 mW dynamic at the 1 kHz processing rate, matching the low-power goal. For on-board validation, the bitstream is loaded onto a Digilent Nexys-A7, a UART link streams the noisy ECG from MATLAB to the FPGA and captures the filtered output. Offline comparison reproduces the 2.7 dB SNR improvement observed in simulation, while Vivado's on-chip power monitor corroborates the sub-10 mW figure. Resource utilization stands at 3 214 LUTs (9 %), 2 487 FFs (7 %) and a single time-shared DSP slice, confirming that the simple multiplier-adder data path delivers the required real-time de-noising without architectural complexity.

Objects × Protocol I	nstances	?	Ľ	fir_filter_tb.v × fir_filter_tb_t	ehav.wcfg	×				?	
Q 🍅		۰	ର 🔛 ଭ୍ର 🔀 🔸	<b>I</b>	14 14 <b>+</b>	Fe of Dot				٥	
Name	Value	Data Type	^							<b>1,000.000</b> ı	ns 🔨
🐻 clk	0	Logic		Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns	
18 rst_n	1	Logic		1ª clk	0		ndananananananananan	indanininininininininini	n a na	denen na	TTT
> 😼 data_in[15:0]	0000	Array		li rst n	1						
🌡 data_in_valid	1	Logic		> M data in[15:0]	0000			0000			
> 🕷 data_out[15:0]	0000	Array		/ data_in(15.0)	1						
lata_out_valid	1	Logic		♦ data_m_valid	0000						
> 😻 expected[0:400][15	C fffd,fffd,ff	Array		Uata_Out[15.0]	1						<u>Ľ</u>
> 😼 i[31:0]	93	Array		W ovported[0:400][1E:0]	1 fffd fffd fffd	FEFA FEFA FEFA F	ffa fffa fffa ffff		FFFA FFFA FFFA FFF	e fffe II	
> 😻 cnt[31:0]	16	Array		> •• expected[0.400][13.0]	0000005 d			,,,,,	, , LLLW, LLLO, LLLO, LLLO, LLL	d,LLLd,D	
> 🕷 TAPS[31:0]	401	Array		> •• I[51.0]	00000030				000010		
> 🐻 DATA_W[31:0]	16	Array		> •• Chi[31:0]	00000010			00000161	1000010		
U CLK_PERIOD	10.0	Float Type		> •• TAPS[31:0]	00000191	)		00000191			
				> ** DATA_W[31:0]	10000010	)		10.0			
				& CLK_PERIOD	10.0	L		10.0			
			~		< >	<					

Figure 4.2. FPGA Implementation

#### **Results and Discussion**

Dynamic power in the time-shared design rises almost linearly with tap count because the only resource that scales with filter length is on-chip memory. Each coefficient is stored as a 16-bit Q1.15 word, so doubling the taps nearly doubles the number of 36 Kb block-RAM tiles that toggle every sample. The design always reuses a single DSP48E1 multiplier, and the control logic stays at roughly five LUTs and fifteen flip-flops, which is why those columns remain unchanged across all configurations. What does grow is the count of read-multiply-accumulate cycles executed for every one-kilohertz sample: 101, 201, 401, and 801 taps require 51, 101, 201, and 401 cycles, respectively.

Tap Count	BRAM Tiles Needed	DSP48E1 used	Slice LUTs used	Slice Regs used	Est. Dynamic Power
101	2	1	~5	~15	~2 mW
201	3	1	~5	~15	~2 mW
401	6	1	~5	~15	~2 mW
801	11	1	~5	~15	~2 mW

Table 5.1 Comparison of Estimated Power and Resources Used

The system meets its goals of measurable de-noising and lean hardware use. In MATLAB, the 401-tap Hamming multiband-stop filter raises the 9.45 dB input ECG signal-to-noise ratio (SNR) to 12.17 dB, a gain of 2.72 dB that comfortably satisfies the project target of at least 2 dB while preserving the morphology of the P wave, QRS complex, and T wave. Frequency analysis shows at least 60 dB attenuation across 0-0.5 Hz and 59-61 Hz with pass-band ripple below plus or minus 0.05 dB and perfectly linear phase, confirming that diagnostic intervals remain undistorted.

9

Sweeping the tap count demonstrated that benefits plateau after approximately 400 coefficients: the jump from 201 to 401 taps adds 0.79 dB of SNR, whereas extending to 801 taps brings only 0.20 dB. This evidence validates 401 taps as the point where extra latency and silicon cost yield little additional benefit.



*Figure 5.1*. Final Output – Matlab vs FPGA

#### **Conclusion and Future Work**

Conclusion:

The project delivered a low-power, high-speed finite-impulse-response filter that removes both baseline drift and mains hum from one-kilohertz electrocardiogram data while running on an entry-level Artix-7 FPGA. Using 401 Hamming-windowed taps, a single time-shared DSP slice, and minimal control logic, the implementation achieved a measured signal-to-noise ratio improvement of 2.72 dB over the noisy input, met timing at one hundred megahertz with comfortable slack, and held dynamic power to about 2.7 milliwatts, all without resorting to specialised multiplier architectures. These results confirm that even a straightforward direct-form FIR can satisfy clinical fidelity requirements and strict battery budgets for always-on wearable monitors.

Future Work:

Several extensions can push performance and efficiency further. First, integrating Booth encoding, Wallace tree compression, and carry-look-ahead adders would shorten the critical path and reduce switching activity, potentially lowering power while raising maximum clock speed. Second, broadening the spectral template to suppress muscle-generated electromyogram bursts and other ambulatory artefacts would make the filter more versatile in real-world settings. Additional opportunities include exploring adaptive or polyphase structures to shrink group delay, validating the design on clinical databases, and embedding the filter inside a Bluetooth Low Energy system-on-chip for untethered telemetry.

## REFERENCES

- R. Kaur, R. Malhotra and S. Deb, "MAC based FIR filter: A novel approach for low-power realtime de-noising of ECG signals," 2015 19th International Symposium on VLSI Design and Test, Ahmedabad, India, 2015, pp. 1-5, doi: 10.1109/ISVDAT.2015.7208065. keywords: {Electrocardiography;Finite impulse response filters;Adders;Noise;Algorithm design and analysis;Timing;Interference;ECG;PLI;FIR;Wallace;Booth},
- [2] https://www.physionet.org/content/ecgsyn/1.0.0/Matlab/#files-panel
- [3] O. J. Escalona, M. Mendoza, G. Villegas and C. Navarro, "Real-time system for high-resolution ECG diagnosis based on 3D late potential fractal dimension estimation," 2011 Computing in Cardiology, Hangzhou, China, 2011, pp. 789-792. keywords: {Noise;Jitter;Electrocardiography;Electromyography;Fractals;Noise level;Vectors},
- [4] P. E. McSharry, G. D. Clifford, L. Tarassenko and L. A. Smith, "A dynamical model for generating synthetic electrocardiogram signals," in IEEE Transactions on Biomedical Engineering, vol. 50, no. 3, pp. 289-294, March 2003, doi: 10.1109/TBME.2003.808805. keywords: {Signal generators; Electrocardiography;Morphology;Frequency;Differential equations;Heart rate;Hafnium;Timing;Humans;Amplitude modulation},
- [5] https://www.nature.com/articles/s41598-021-97118-5
- [6] https://www.mathworks.com/help/dsp/ug/real-time-ecg-qrs-detection.html#responsive\_offcanvas
- [7] https://www.mathworks.com/help/signal/ref/bandstop.html
- [8] https://ecgwaves.com/topic/ecg-normal-p-wave-qrs-complex-st-segment-t-wave-j-point
- [9] https://www.sciencedirect.com/topics/computer-science/baseline-wander?